4029 Presettable up-down counter

CD4029 consists of a four-stage binary or BCD-decade up/down counter with provisions for look-ahead carry in both countingmodes.

The inputs consist of a single CLOCK, CARRY-IN(CLOCK ENABLE), BINARY/DECADE, UP/DOWN, PRESETENABLE, and four individual JAM signals. Q1, Q2, Q3, Q4 and aCARRY OUT signal are provided as outputs.

A high PRESET ENABLE signal allows information on the JAMINPUTS to preset the counter to any state asynchronously withthe clock. A low on each JAM line, when the PRESET-ENABLEsignal is high, resets the counter to its zero count. The counter isadvanced one count at the positive transition of the clock whenthe CARRY-IN and PRE-SET ENABLE signals are low.Advancement is inhibited when the CARRY-IN or PRESETENABLE signals are high. The CARRY-OUT signal is normallyhigh and goes low when the counter reaches its maximum countin the UP mode or the minimum count in the DOWN mode providedthe CARRY-IN signal is low. The CARRY-IN signal in thelow state can thus be considered a CLOCK ENABLE. TheCARRY-IN terminal must be connected to VSS when not in use.

Binary counting is accomplished when the BINARY/DECADEinput is high; the counter counts in the decade mode when theBINARY/DECADE input is low. The counter counts up when theUP/DOWN input is high, and down when the UP/DOWN input islow.Parallel clocking provides synchronous control and hence fasterresponse from all counting outputs. Ripple-clocking allows forlonger clock input rise and fall times.

We have Various sizes of 4000 Series IC's. Check out our complete collection of 4000 Series IC's.